Changeset be99234 for doc/theses/thierry_delisle_PhD/thesis
- Timestamp:
- Jul 3, 2022, 9:55:28 AM (22 months ago)
- Branches:
- ADT, ast-experimental, master, pthread-emulation, qualifiedEnum
- Children:
- 84f90b6
- Parents:
- 2a859b5
- Location:
- doc/theses/thierry_delisle_PhD/thesis/fig
- Files:
-
- 4 edited
-
base.fig (modified) (2 diffs)
-
base_avg.fig (modified) (5 diffs)
-
cache-noshare.fig (modified) (1 diff)
-
cache-share.fig (modified) (1 diff)
Legend:
- Unmodified
- Added
- Removed
-
doc/theses/thierry_delisle_PhD/thesis/fig/base.fig
r2a859b5 rbe99234 13 13 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6975 4200 20 20 6975 4200 6995 4200 14 14 -6 15 6 6 375 5100 6675 525016 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6 450 5175 20 20 6450 5175 6470 517517 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6 525 5175 20 20 6525 5175 6545 517518 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 66 00 5175 20 20 6600 5175 6620 517515 6 6450 5025 6750 5175 16 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6525 5100 20 20 6525 5100 6545 5100 17 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6600 5100 20 20 6600 5100 6620 5100 18 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6675 5100 20 20 6675 5100 6695 5100 19 19 -6 20 20 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 3900 2400 300 300 3900 2400 4200 2400 … … 80 80 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 81 81 2400 2475 3000 2475 82 2 3 0 1 0 7 50 -1 -1 0.000 0 0 0 0 0 783 3300 5210 3150 4950 2850 4950 2700 5210 2850 5470 3150 547084 3300 521085 2 3 0 1 0 7 50 -1 -1 0.000 0 0 0 0 0 786 4500 5210 4350 4950 4050 4950 3900 5210 4050 5470 4350 547087 4500 521088 2 3 0 1 0 7 50 -1 -1 0.000 0 0 0 0 0 789 5700 5210 5550 4950 5250 4950 5100 5210 5250 5470 5550 547090 5700 521091 82 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 92 3600 5 700 3600 120083 3600 5400 3600 1200 93 84 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 94 4800 5 700 4800 120085 4800 5400 4800 1200 95 86 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 96 6000 5700 6000 1200 97 4 2 -1 50 -1 0 12 0.0000 2 135 630 2100 3075 Threads\001 98 4 2 -1 50 -1 0 12 0.0000 2 165 450 2100 2850 Ready\001 99 4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 4450 TS\001 100 4 2 -1 50 -1 0 12 0.0000 2 165 720 2100 4200 Array of\001 101 4 2 -1 50 -1 0 12 0.0000 2 150 540 2100 4425 Queues\001 102 4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 3550 TS\001 103 4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 2650 TS\001 104 4 2 -1 50 -1 0 12 0.0000 2 135 900 2100 5175 Processors\001 87 6000 5400 6000 1200 88 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 89 2700 4800 3300 4800 3300 5400 2700 5400 2700 4800 90 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 91 3900 4800 4500 4800 4500 5400 3900 5400 3900 4800 92 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 93 5100 4800 5700 4800 5700 5400 5100 5400 5100 4800 94 4 2 -1 50 -1 0 12 0.0000 2 135 645 2100 3075 Threads\001 95 4 2 -1 50 -1 0 12 0.0000 2 180 525 2100 2850 Ready\001 96 4 1 -1 50 -1 0 11 0.0000 2 120 210 2700 4450 TS\001 97 4 2 -1 50 -1 0 12 0.0000 2 180 660 2100 4200 Array of\001 98 4 2 -1 50 -1 0 12 0.0000 2 165 600 2100 4425 Queues\001 99 4 1 -1 50 -1 0 11 0.0000 2 120 210 2700 3550 TS\001 100 4 2 -1 50 -1 0 12 0.0000 2 135 840 2100 5175 Processors\001 -
doc/theses/thierry_delisle_PhD/thesis/fig/base_avg.fig
r2a859b5 rbe99234 13 13 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6975 4200 20 20 6975 4200 6995 4200 14 14 -6 15 6 6 375 5100 6675 525016 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6 450 5175 20 20 6450 5175 6470 517517 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6 525 5175 20 20 6525 5175 6545 517518 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 66 00 5175 20 20 6600 5175 6620 517515 6 6450 5025 6750 5175 16 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6525 5100 20 20 6525 5100 6545 5100 17 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6600 5100 20 20 6600 5100 6620 5100 18 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6675 5100 20 20 6675 5100 6695 5100 19 19 -6 20 20 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 3900 2400 300 300 3900 2400 4200 2400 … … 52 52 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 53 53 1 1 1.00 45.00 90.00 54 3900 39753900 360054 3900 4200 3900 3600 55 55 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 56 56 1 1 1.00 45.00 90.00 … … 61 61 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 62 62 1 1 1.00 45.00 90.00 63 5100 39755100 360063 5100 4200 5100 3600 64 64 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 65 65 1 1 1.00 45.00 90.00 … … 67 67 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 68 68 1 1 1.00 45.00 90.00 69 6300 39756300 360069 6300 4200 6300 3600 70 70 2 1 0 1 -1 7 50 -1 -1 0.000 0 0 -1 1 0 2 71 71 1 1 1.00 45.00 90.00 … … 75 75 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 76 76 1 1 1.00 45.00 90.00 77 4500 39754500 360077 4500 4200 4500 3600 78 78 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 79 79 2400 3375 3000 3375 80 80 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 81 81 2400 2475 3000 2475 82 2 3 0 1 0 7 50 -1 -1 0.000 0 0 0 0 0 783 3300 5210 3150 4950 2850 4950 2700 5210 2850 5470 3150 547084 3300 521085 2 3 0 1 0 7 50 -1 -1 0.000 0 0 0 0 0 786 4500 5210 4350 4950 4050 4950 3900 5210 4050 5470 4350 547087 4500 521088 2 3 0 1 0 7 50 -1 -1 0.000 0 0 0 0 0 789 5700 5210 5550 4950 5250 4950 5100 5210 5250 5470 5550 547090 5700 521091 82 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 92 3600 5 700 3600 120083 3600 5400 3600 1200 93 84 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 94 4800 5 700 4800 120085 4800 5400 4800 1200 95 86 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 96 6000 5700 6000 1200 87 6000 5400 6000 1200 88 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 89 2700 4800 3300 4800 3300 5400 2700 5400 2700 4800 90 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 91 3900 4800 4500 4800 4500 5400 3900 5400 3900 4800 92 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 93 5100 4800 5700 4800 5700 5400 5100 5400 5100 4800 97 94 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 98 95 2400 4050 3000 4050 99 4 2 -1 50 -1 0 12 0.0000 2 135 630 2100 3075 Threads\001 100 4 2 -1 50 -1 0 12 0.0000 2 165 450 2100 2850 Ready\001 101 4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 4450 MA\001 102 4 2 -1 50 -1 0 12 0.0000 2 165 720 2100 4200 Array of\001 103 4 2 -1 50 -1 0 12 0.0000 2 150 540 2100 4425 Queues\001 104 4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 3550 TS\001 105 4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 2650 TS\001 106 4 2 -1 50 -1 0 12 0.0000 2 135 900 2100 5175 Processors\001 107 4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 4200 TS\001 96 4 2 -1 50 -1 0 12 0.0000 2 135 645 2100 3075 Threads\001 97 4 2 -1 50 -1 0 12 0.0000 2 180 525 2100 2850 Ready\001 98 4 1 -1 50 -1 0 11 0.0000 2 120 300 2700 4450 MA\001 99 4 2 -1 50 -1 0 12 0.0000 2 180 660 2100 4200 Array of\001 100 4 2 -1 50 -1 0 12 0.0000 2 165 600 2100 4425 Queues\001 101 4 1 -1 50 -1 0 11 0.0000 2 120 210 2700 3550 TS\001 102 4 2 -1 50 -1 0 12 0.0000 2 135 840 2100 5175 Processors\001 103 4 1 -1 50 -1 0 11 0.0000 2 120 210 2700 4225 TS\001 -
doc/theses/thierry_delisle_PhD/thesis/fig/cache-noshare.fig
r2a859b5 rbe99234 8 8 -2 9 9 1200 2 10 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 2550 2550 456 456 2550 2550 2100 247511 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 3750 2550 456 456 3750 2550 3300 247512 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 4 950 2550 456 456 4950 2550 4500 247513 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 6150 2550 456 456 6150 2550 5700 247510 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 1650 1650 456 456 1650 1650 1200 1575 11 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 2850 1650 456 456 2850 1650 2400 1575 12 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 4050 1650 456 456 4050 1650 3600 1575 13 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 5250 1650 456 456 5250 1650 4800 1575 14 14 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 15 2100 3300 3000 3300 3000 3600 2100 3600 2100 330015 1200 2400 2100 2400 2100 2700 1200 2700 1200 2400 16 16 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 17 2100 3900 3000 3900 3000 4500 2100 4500 2100 390017 1200 3000 2100 3000 2100 3600 1200 3600 1200 3000 18 18 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 19 3300 3300 4200 3300 4200 3600 3300 3600 3300 330019 2400 2400 3300 2400 3300 2700 2400 2700 2400 2400 20 20 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 21 3300 3900 4200 3900 4200 4500 3300 4500 3300 390021 2400 3000 3300 3000 3300 3600 2400 3600 2400 3000 22 22 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 23 4500 3300 5400 3300 5400 3600 4500 3600 4500 330023 3600 2400 4500 2400 4500 2700 3600 2700 3600 2400 24 24 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 25 4500 3900 5400 3900 5400 4500 4500 4500 4500 390025 3600 3000 4500 3000 4500 3600 3600 3600 3600 3000 26 26 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 27 5700 3300 6600 3300 6600 3600 5700 3600 5700 330027 4800 2400 5700 2400 5700 2700 4800 2700 4800 2400 28 28 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 29 5700 3900 6600 3900 6600 4500 5700 4500 5700 390029 4800 3000 5700 3000 5700 3600 4800 3600 4800 3000 30 30 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 31 2100 4800 4200 4800 4200 5700 2100 5700 2100 480031 1200 3900 3300 3900 3300 4800 1200 4800 1200 3900 32 32 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 33 4500 4800 6600 4800 6600 5700 4500 5700 4500 480033 3600 3900 5700 3900 5700 4800 3600 4800 3600 3900 34 34 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 35 35 1 1 1.00 60.00 45.00 36 36 1 1 1.00 60.00 45.00 37 2550 3000 2550 330037 1650 2100 1650 2400 38 38 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 39 39 1 1 1.00 60.00 45.00 40 40 1 1 1.00 60.00 45.00 41 6150 3000 6150 330041 5250 2100 5250 2400 42 42 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 43 43 1 1 1.00 60.00 45.00 44 44 1 1 1.00 60.00 45.00 45 6150 3600 6150 390045 5250 2700 5250 3000 46 46 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 47 47 1 1 1.00 60.00 45.00 48 48 1 1 1.00 60.00 45.00 49 3750 3000 3750 330049 2850 2100 2850 2400 50 50 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 51 51 1 1 1.00 60.00 45.00 52 52 1 1 1.00 60.00 45.00 53 4 950 3000 4950 330053 4050 2100 4050 2400 54 54 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 55 55 1 1 1.00 60.00 45.00 56 56 1 1 1.00 60.00 45.00 57 4 950 3600 4950 390057 4050 2700 4050 3000 58 58 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 59 59 1 1 1.00 60.00 45.00 60 60 1 1 1.00 60.00 45.00 61 3750 3600 3750 390061 1650 2700 1650 3000 62 62 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 63 63 1 1 1.00 60.00 45.00 64 64 1 1 1.00 60.00 45.00 65 2550 3600 2550 390065 1650 3600 1650 3900 66 66 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 67 67 1 1 1.00 60.00 45.00 68 68 1 1 1.00 60.00 45.00 69 2 550 4500 2550 480069 2850 3600 2850 3900 70 70 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 71 71 1 1 1.00 60.00 45.00 72 72 1 1 1.00 60.00 45.00 73 3750 4500 3750 480073 4050 3600 4050 3900 74 74 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 75 75 1 1 1.00 60.00 45.00 76 76 1 1 1.00 60.00 45.00 77 4950 4500 4950 480077 5250 3600 5250 3900 78 78 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 79 79 1 1 1.00 60.00 45.00 80 80 1 1 1.00 60.00 45.00 81 6150 4500 6150 480081 3300 4350 3600 4350 82 82 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 83 83 1 1 1.00 60.00 45.00 84 84 1 1 1.00 60.00 45.00 85 4200 5250 4500 525086 4 0 0 50 -1 0 11 0.0000 2 135 360 4725 2625 CPU2\00187 4 0 0 50 -1 0 11 0.0000 2 135 360 2325 2625 CPU0\00188 4 0 0 50 -1 0 11 0.0000 2 135 360 5925 2625 CPU3\00189 4 0 0 50 -1 0 11 0.0000 2 135 360 3525 2625 CPU1\00190 4 0 0 50 -1 0 11 0.0000 2 135 180 2475 3525 L1\00191 4 0 0 50 -1 0 11 0.0000 2 135 180 4875 3525 L1\00192 4 0 0 50 -1 0 11 0.0000 2 135 180 6075 3525 L1\00193 4 0 0 50 -1 0 11 0.0000 2 135 180 2400 4275 L2\00194 4 0 0 50 -1 0 11 0.0000 2 135 180 4875 4275 L2\00195 4 0 0 50 -1 0 11 0.0000 2 135 180 3675 4275 L2\00196 4 0 0 50 -1 0 11 0.0000 2 135 180 6075 4275 L2\00197 4 0 0 50 -1 0 11 0.0000 2 135 180 3675 3525 L1\00198 4 0 0 50 -1 0 11 0.0000 2 135 180 3000 5250 L3\00199 4 0 0 50 -1 0 11 0.0000 2 135 180 5475 5250 L3\00185 2850 2700 2850 3000 86 4 1 0 50 -1 0 12 0.0000 2 165 945 1650 1725 CORE$_0$\001 87 4 1 0 50 -1 0 12 0.0000 2 135 225 2250 4425 L3\001 88 4 1 0 50 -1 0 12 0.0000 2 135 225 4650 4425 L3\001 89 4 1 0 50 -1 0 12 0.0000 2 135 225 5250 3375 L2\001 90 4 1 0 50 -1 0 12 0.0000 2 135 225 4050 3375 L2\001 91 4 1 0 50 -1 0 12 0.0000 2 135 225 2850 3375 L2\001 92 4 1 0 50 -1 0 12 0.0000 2 135 225 1650 3375 L2\001 93 4 1 0 50 -1 0 12 0.0000 2 135 225 1650 2625 L1\001 94 4 1 0 50 -1 0 12 0.0000 2 135 225 2850 2625 L1\001 95 4 1 0 50 -1 0 12 0.0000 2 135 225 4050 2625 L1\001 96 4 1 0 50 -1 0 12 0.0000 2 135 225 5250 2625 L1\001 97 4 1 0 50 -1 0 12 0.0000 2 165 945 2850 1725 CORE$_1$\001 98 4 1 0 50 -1 0 12 0.0000 2 165 945 4050 1725 CORE$_2$\001 99 4 1 0 50 -1 0 12 0.0000 2 165 945 5250 1725 CORE$_3$\001 -
doc/theses/thierry_delisle_PhD/thesis/fig/cache-share.fig
r2a859b5 rbe99234 8 8 -2 9 9 1200 2 10 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 2550 2550 456 456 2550 2550 2100 247511 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 3750 2550 456 456 3750 2550 3300 247512 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 4950 2550 456 456 4950 2550 4500 247513 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 6150 2550 456 456 6150 2550 5700 247510 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 1650 1650 456 456 1650 1650 1200 1575 11 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 4050 1650 456 456 4050 1650 3600 1575 12 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 5250 1650 456 456 5250 1650 4800 1575 13 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 2850 1650 456 456 2850 1650 2400 1575 14 14 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 15 2100 3300 3000 3300 3000 3600 2100 3600 2100 330015 1200 2400 2100 2400 2100 2700 1200 2700 1200 2400 16 16 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 17 2100 3900 3000 3900 3000 4500 2100 4500 2100 390017 1200 3000 2100 3000 2100 3600 1200 3600 1200 3000 18 18 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 19 3300 3300 4200 3300 4200 3600 3300 3600 3300 330019 2400 2400 3300 2400 3300 2700 2400 2700 2400 2400 20 20 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 21 3300 3900 4200 3900 4200 4500 3300 4500 3300 390021 2400 3000 3300 3000 3300 3600 2400 3600 2400 3000 22 22 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 23 4500 3300 5400 3300 5400 3600 4500 3600 4500 330023 3600 2400 4500 2400 4500 2700 3600 2700 3600 2400 24 24 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 25 4500 3900 5400 3900 5400 4500 4500 4500 4500 390025 3600 3000 4500 3000 4500 3600 3600 3600 3600 3000 26 26 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 27 5700 3300 6600 3300 6600 3600 5700 3600 5700 330027 4800 2400 5700 2400 5700 2700 4800 2700 4800 2400 28 28 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 29 5700 3900 6600 3900 6600 4500 5700 4500 5700 3900 30 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 31 2100 4800 6600 4800 6600 5775 2100 5775 2100 4800 29 4800 3000 5700 3000 5700 3600 4800 3600 4800 3000 32 30 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 33 31 1 1 1.00 60.00 45.00 34 32 1 1 1.00 60.00 45.00 35 2550 3000 2550 330033 1650 2100 1650 2400 36 34 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 37 35 1 1 1.00 60.00 45.00 38 36 1 1 1.00 60.00 45.00 39 3750 3000 3750 330037 2850 2100 2850 2400 40 38 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 41 39 1 1 1.00 60.00 45.00 42 40 1 1 1.00 60.00 45.00 43 4 950 3000 4950 330041 4050 2100 4050 2400 44 42 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 45 43 1 1 1.00 60.00 45.00 46 44 1 1 1.00 60.00 45.00 47 6150 3000 6150 330045 5250 2100 5250 2400 48 46 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 49 47 1 1 1.00 60.00 45.00 50 48 1 1 1.00 60.00 45.00 51 6150 3600 6150 390049 5250 2700 5250 3000 52 50 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 53 51 1 1 1.00 60.00 45.00 54 52 1 1 1.00 60.00 45.00 55 4 950 3600 4950 390053 4050 2700 4050 3000 56 54 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 57 55 1 1 1.00 60.00 45.00 58 56 1 1 1.00 60.00 45.00 59 3750 3600 3750 390057 2850 2700 2850 3000 60 58 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 61 59 1 1 1.00 60.00 45.00 62 60 1 1 1.00 60.00 45.00 63 2550 3600 2550 390061 1650 2700 1650 3000 64 62 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 65 63 1 1 1.00 60.00 45.00 66 64 1 1 1.00 60.00 45.00 67 2550 4500 2550 480065 1650 3600 1650 3900 68 66 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 69 67 1 1 1.00 60.00 45.00 70 68 1 1 1.00 60.00 45.00 71 3750 4500 3750 480069 2850 3600 2850 3900 72 70 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 73 71 1 1 1.00 60.00 45.00 74 72 1 1 1.00 60.00 45.00 75 4 950 4500 4950 480073 4050 3600 4050 3900 76 74 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 77 75 1 1 1.00 60.00 45.00 78 76 1 1 1.00 60.00 45.00 79 6150 4500 6150 4800 80 4 0 0 50 -1 0 11 0.0000 2 135 360 4725 2625 CPU2\001 81 4 0 0 50 -1 0 11 0.0000 2 135 360 2325 2625 CPU0\001 82 4 0 0 50 -1 0 11 0.0000 2 135 360 5925 2625 CPU3\001 83 4 0 0 50 -1 0 11 0.0000 2 135 360 3525 2625 CPU1\001 84 4 0 0 50 -1 0 11 0.0000 2 135 180 2475 3525 L1\001 85 4 0 0 50 -1 0 11 0.0000 2 135 180 4875 3525 L1\001 86 4 0 0 50 -1 0 11 0.0000 2 135 180 6075 3525 L1\001 87 4 0 0 50 -1 0 11 0.0000 2 135 180 2400 4275 L2\001 88 4 0 0 50 -1 0 11 0.0000 2 135 180 4875 4275 L2\001 89 4 0 0 50 -1 0 11 0.0000 2 135 180 3675 4275 L2\001 90 4 0 0 50 -1 0 11 0.0000 2 135 180 6075 4275 L2\001 91 4 0 0 50 -1 0 11 0.0000 2 135 180 3675 3525 L1\001 92 4 0 0 50 -1 0 11 0.0000 2 135 180 4275 5325 L3\001 77 5250 3600 5250 3900 78 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 79 1200 3900 5700 3900 5700 4800 1200 4800 1200 3900 80 4 1 0 50 -1 0 12 0.0000 2 135 225 3450 4425 L3\001 81 4 1 0 50 -1 0 12 0.0000 2 135 225 1650 3375 L2\001 82 4 1 0 50 -1 0 12 0.0000 2 135 225 2850 3375 L2\001 83 4 1 0 50 -1 0 12 0.0000 2 135 225 4050 3375 L2\001 84 4 1 0 50 -1 0 12 0.0000 2 135 225 5250 3375 L2\001 85 4 1 0 50 -1 0 12 0.0000 2 135 225 5250 2625 L1\001 86 4 1 0 50 -1 0 12 0.0000 2 135 225 4050 2625 L1\001 87 4 1 0 50 -1 0 12 0.0000 2 135 225 2850 2625 L1\001 88 4 1 0 50 -1 0 12 0.0000 2 135 225 1650 2625 L1\001 89 4 1 0 50 -1 0 12 0.0000 2 165 945 1650 1725 CORE$_0$\001 90 4 1 0 50 -1 0 12 0.0000 2 165 945 2850 1725 CORE$_1$\001 91 4 1 0 50 -1 0 12 0.0000 2 165 945 4050 1725 CORE$_2$\001 92 4 1 0 50 -1 0 12 0.0000 2 165 945 5250 1725 CORE$_3$\001
Note: See TracChangeset
for help on using the changeset viewer.
