- Timestamp:
- Jul 3, 2022, 9:55:28 AM (2 years ago)
- Branches:
- ADT, ast-experimental, master, pthread-emulation, qualifiedEnum
- Children:
- 84f90b6
- Parents:
- 2a859b5
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
doc/theses/thierry_delisle_PhD/thesis/fig/cache-share.fig
r2a859b5 rbe99234 8 8 -2 9 9 1200 2 10 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 2550 2550 456 456 2550 2550 2100 247511 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 3750 2550 456 456 3750 2550 3300 247512 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 4950 2550 456 456 4950 2550 4500 247513 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 6150 2550 456 456 6150 2550 5700 247510 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 1650 1650 456 456 1650 1650 1200 1575 11 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 4050 1650 456 456 4050 1650 3600 1575 12 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 5250 1650 456 456 5250 1650 4800 1575 13 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 2850 1650 456 456 2850 1650 2400 1575 14 14 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 15 2100 3300 3000 3300 3000 3600 2100 3600 2100 330015 1200 2400 2100 2400 2100 2700 1200 2700 1200 2400 16 16 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 17 2100 3900 3000 3900 3000 4500 2100 4500 2100 390017 1200 3000 2100 3000 2100 3600 1200 3600 1200 3000 18 18 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 19 3300 3300 4200 3300 4200 3600 3300 3600 3300 330019 2400 2400 3300 2400 3300 2700 2400 2700 2400 2400 20 20 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 21 3300 3900 4200 3900 4200 4500 3300 4500 3300 390021 2400 3000 3300 3000 3300 3600 2400 3600 2400 3000 22 22 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 23 4500 3300 5400 3300 5400 3600 4500 3600 4500 330023 3600 2400 4500 2400 4500 2700 3600 2700 3600 2400 24 24 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 25 4500 3900 5400 3900 5400 4500 4500 4500 4500 390025 3600 3000 4500 3000 4500 3600 3600 3600 3600 3000 26 26 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 27 5700 3300 6600 3300 6600 3600 5700 3600 5700 330027 4800 2400 5700 2400 5700 2700 4800 2700 4800 2400 28 28 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 29 5700 3900 6600 3900 6600 4500 5700 4500 5700 3900 30 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 31 2100 4800 6600 4800 6600 5775 2100 5775 2100 4800 29 4800 3000 5700 3000 5700 3600 4800 3600 4800 3000 32 30 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 33 31 1 1 1.00 60.00 45.00 34 32 1 1 1.00 60.00 45.00 35 2550 3000 2550 330033 1650 2100 1650 2400 36 34 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 37 35 1 1 1.00 60.00 45.00 38 36 1 1 1.00 60.00 45.00 39 3750 3000 3750 330037 2850 2100 2850 2400 40 38 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 41 39 1 1 1.00 60.00 45.00 42 40 1 1 1.00 60.00 45.00 43 4 950 3000 4950 330041 4050 2100 4050 2400 44 42 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 45 43 1 1 1.00 60.00 45.00 46 44 1 1 1.00 60.00 45.00 47 6150 3000 6150 330045 5250 2100 5250 2400 48 46 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 49 47 1 1 1.00 60.00 45.00 50 48 1 1 1.00 60.00 45.00 51 6150 3600 6150 390049 5250 2700 5250 3000 52 50 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 53 51 1 1 1.00 60.00 45.00 54 52 1 1 1.00 60.00 45.00 55 4 950 3600 4950 390053 4050 2700 4050 3000 56 54 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 57 55 1 1 1.00 60.00 45.00 58 56 1 1 1.00 60.00 45.00 59 3750 3600 3750 390057 2850 2700 2850 3000 60 58 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 61 59 1 1 1.00 60.00 45.00 62 60 1 1 1.00 60.00 45.00 63 2550 3600 2550 390061 1650 2700 1650 3000 64 62 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 65 63 1 1 1.00 60.00 45.00 66 64 1 1 1.00 60.00 45.00 67 2550 4500 2550 480065 1650 3600 1650 3900 68 66 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 69 67 1 1 1.00 60.00 45.00 70 68 1 1 1.00 60.00 45.00 71 3750 4500 3750 480069 2850 3600 2850 3900 72 70 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 73 71 1 1 1.00 60.00 45.00 74 72 1 1 1.00 60.00 45.00 75 4 950 4500 4950 480073 4050 3600 4050 3900 76 74 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 77 75 1 1 1.00 60.00 45.00 78 76 1 1 1.00 60.00 45.00 79 6150 4500 6150 4800 80 4 0 0 50 -1 0 11 0.0000 2 135 360 4725 2625 CPU2\001 81 4 0 0 50 -1 0 11 0.0000 2 135 360 2325 2625 CPU0\001 82 4 0 0 50 -1 0 11 0.0000 2 135 360 5925 2625 CPU3\001 83 4 0 0 50 -1 0 11 0.0000 2 135 360 3525 2625 CPU1\001 84 4 0 0 50 -1 0 11 0.0000 2 135 180 2475 3525 L1\001 85 4 0 0 50 -1 0 11 0.0000 2 135 180 4875 3525 L1\001 86 4 0 0 50 -1 0 11 0.0000 2 135 180 6075 3525 L1\001 87 4 0 0 50 -1 0 11 0.0000 2 135 180 2400 4275 L2\001 88 4 0 0 50 -1 0 11 0.0000 2 135 180 4875 4275 L2\001 89 4 0 0 50 -1 0 11 0.0000 2 135 180 3675 4275 L2\001 90 4 0 0 50 -1 0 11 0.0000 2 135 180 6075 4275 L2\001 91 4 0 0 50 -1 0 11 0.0000 2 135 180 3675 3525 L1\001 92 4 0 0 50 -1 0 11 0.0000 2 135 180 4275 5325 L3\001 77 5250 3600 5250 3900 78 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 79 1200 3900 5700 3900 5700 4800 1200 4800 1200 3900 80 4 1 0 50 -1 0 12 0.0000 2 135 225 3450 4425 L3\001 81 4 1 0 50 -1 0 12 0.0000 2 135 225 1650 3375 L2\001 82 4 1 0 50 -1 0 12 0.0000 2 135 225 2850 3375 L2\001 83 4 1 0 50 -1 0 12 0.0000 2 135 225 4050 3375 L2\001 84 4 1 0 50 -1 0 12 0.0000 2 135 225 5250 3375 L2\001 85 4 1 0 50 -1 0 12 0.0000 2 135 225 5250 2625 L1\001 86 4 1 0 50 -1 0 12 0.0000 2 135 225 4050 2625 L1\001 87 4 1 0 50 -1 0 12 0.0000 2 135 225 2850 2625 L1\001 88 4 1 0 50 -1 0 12 0.0000 2 135 225 1650 2625 L1\001 89 4 1 0 50 -1 0 12 0.0000 2 165 945 1650 1725 CORE$_0$\001 90 4 1 0 50 -1 0 12 0.0000 2 165 945 2850 1725 CORE$_1$\001 91 4 1 0 50 -1 0 12 0.0000 2 165 945 4050 1725 CORE$_2$\001 92 4 1 0 50 -1 0 12 0.0000 2 165 945 5250 1725 CORE$_3$\001
Note: See TracChangeset
for help on using the changeset viewer.