Context Navigation

-                      r4f3807d
+                      r847bb6f
 Building a scheduler that is cache aware poses two main challenges: discovering the cache topology and matching \procs to this cache structure.
 Unfortunately, there is no portable way to discover cache topology, and it is outside the scope of this thesis to solve this problem.
 This work uses the cache topology information from Linux's \texttt{/sys/devices/system/cpu} directory.
+This work uses the cache topology information from Linux's @/sys/devices/system/cpu@ directory.
 This leaves the challenge of matching \procs to cache structure, or more precisely identifying which subqueues of the ready queue are local to which subcomponents of the cache structure.
 Once a matching is generated, the helping algorithm is changed to add bias so that \procs more often help subqueues local to the same cache substructure.\footnote{
 …
 Instead of having each subqueue local to a specific \proc, the system is initialized with subqueues for each hardware hyperthread/core up front.
 Then \procs dequeue and enqueue by first asking which CPU id they are executing on, in order to identify which subqueues are the local ones.
 \Glspl{proc} can get the CPU id from \texttt{sched\_getcpu} or \texttt{librseq}.
+\Glspl{proc} can get the CPU id from @sched_getcpu@ or @librseq@.
 This approach solves the performance problems on systems with topologies with narrow L3 caches, similar to Figure \ref{fig:cache-noshare}.

Note: See TracChangeset for help on using the changeset viewer.

Changeset 847bb6f for doc/theses/thierry_delisle_PhD/thesis/text/core.tex