[4a40f695] | 1 | \documentclass[11pt]{article} |
---|
| 2 | \usepackage{fullpage} |
---|
[df75fe97] | 3 | \usepackage[T1]{fontenc} |
---|
| 4 | \usepackage[utf8]{inputenc} |
---|
| 5 | \usepackage{listings} % for code listings |
---|
| 6 | \usepackage{xspace} |
---|
| 7 | \usepackage{xcolor} |
---|
| 8 | \usepackage{graphicx} |
---|
[a037f85] | 9 | \usepackage{epic,eepic} |
---|
[df75fe97] | 10 | \usepackage{glossaries} |
---|
| 11 | \usepackage{textcomp} |
---|
[3d3cbd0] | 12 | \usepackage[hidelinks]{hyperref} |
---|
[4a40f695] | 13 | %\usepackage[margin=1in]{geometry} |
---|
| 14 | %\usepackage{float} |
---|
[df75fe97] | 15 | |
---|
| 16 | % cfa macros used in the document |
---|
| 17 | \input{common} |
---|
| 18 | \input{glossary} |
---|
| 19 | |
---|
| 20 | \CFAStyle % use default CFA format-style |
---|
| 21 | |
---|
| 22 | \title{ |
---|
| 23 | \Huge \vspace*{1in} The \CFA Scheduler\\ |
---|
| 24 | \huge \vspace*{0.25in} PhD Comprehensive II Research Proposal |
---|
| 25 | \vspace*{1in} |
---|
| 26 | } |
---|
| 27 | |
---|
| 28 | \author{ |
---|
| 29 | \huge Thierry Delisle \\ |
---|
| 30 | \Large \vspace*{0.1in} \texttt{tdelisle@uwaterloo.ca} \\ |
---|
| 31 | \Large Cheriton School of Computer Science \\ |
---|
| 32 | \Large University of Waterloo |
---|
| 33 | } |
---|
| 34 | |
---|
| 35 | \date{ |
---|
| 36 | \today |
---|
| 37 | } |
---|
| 38 | |
---|
| 39 | \begin{document} |
---|
| 40 | \maketitle |
---|
| 41 | \cleardoublepage |
---|
| 42 | |
---|
| 43 | \newcommand{\cit}{\textsuperscript{[Citation Needed]}\xspace} |
---|
| 44 | \newcommand{\TODO}{~\newline{\large\bf\color{red} TODO :}\xspace} |
---|
| 45 | |
---|
| 46 | % =============================================================================== |
---|
| 47 | % =============================================================================== |
---|
| 48 | |
---|
| 49 | \tableofcontents |
---|
| 50 | |
---|
| 51 | % =============================================================================== |
---|
| 52 | % =============================================================================== |
---|
| 53 | \newpage |
---|
| 54 | \section{Introduction} |
---|
| 55 | \subsection{\CFA and the \CFA concurrency package} |
---|
[a037f85] | 56 | \CFA\cit is a modern, polymorphic, non-object-oriented, backwards-compatible extension of the C programming language. It aims to add high-productivity features while maintaning the predictible performance of C. As such, concurrency in \CFA\cit aims to offer simple and safe high-level tools while still allowing performant code. \CFA concurrrent code is written in the synchronous programming paradigm but uses \glspl{uthrd} in order to achieve the simplicity and maintainability of synchronous programming without sacrificing the efficiency of asynchronous programing. As such, the \CFA \emph{scheduler} is a preemptive user-level scheduler that maps \glspl{uthrd} onto \glspl{kthrd}. |
---|
[df75fe97] | 57 | |
---|
[c4fd4ef] | 58 | Scheduling occurs when execution switches from one thread to another, where the second thread is implicitly chosen by the scheduler. This scheduling is an indirect handoff, as opposed to generators and coroutines which explicitly switch to the next generator and coroutine respectively. The cost of switching between two threads for an indirect handoff has two components : the cost of actually context-switching, i.e., changing the relevant registers to move execution from one thread to the other, and the cost of scheduling, i.e., deciding which thread to run next among all the threads ready to run. The first cost is generally constant and fixed\footnote{Affecting the context-switch cost is whether it is done in one step, after the scheduling, or in two steps, context-switching to a fixed third-thread before scheduling.}, while the scheduling cost can vary based on the system state. Adding multiple \glspl{kthrd} does not fundamentally change the scheduler semantics or requirements, it simply adds new correctness requirements, i.e. \textit{linearizability}, and a new dimension to performance: scalability, where scheduling cost now also depends on contention. |
---|
[41efd33] | 59 | |
---|
[c4fd4ef] | 60 | The more threads switch, the more the administration cost of scheduling becomes noticeable. It is therefore important to build a scheduler with the lowest possible cost and latency. Another important consideration is \emph{fairness}. In principle, scheduling should give the illusion of perfect fairness, where all threads ready to run are running \emph{simultaneously}. While the illusion of simultaneity is easier to reason about, it can break down if the scheduler allows to much unfairness. Therefore, the scheduler should offer as much fairness as needed to guarantee eventual progress, but use unfairness to help performance. In practice, threads must wait in turn but there can be advantages to unfair scheduling, similar to the the express cash register at a grocery store. |
---|
[41efd33] | 61 | |
---|
| 62 | The goal of this research is to produce a scheduler that is simple for programmers to understand and offers good performance. Here understandability does not refer to the API but to how much scheduling concerns programmers need to take into account when writing a \CFA concurrent package. Therefore, the main goal of this proposal is : |
---|
[df75fe97] | 63 | \begin{quote} |
---|
[41efd33] | 64 | The \CFA scheduler should be \emph{viable} for \emph{any} workload. |
---|
[df75fe97] | 65 | \end{quote} |
---|
| 66 | |
---|
[c4fd4ef] | 67 | For a general purpose scheduler, it is impossible to produce an optimal algorithm as it would require knowledge of the future behaviour of threads. As such, scheduling performance is generally either defined by the best case scenario, i.e., a workload to which the scheduler is tailored, or the worst case scenario, i.e., the scheduler behaves no worst than \emph{X}. For this proposal, the performance is evaluated using the second approach to allow \CFA programmers to rely on scheduling performance. Be cause there is no optimal scheduler, ultimately \CFA may allow programmers to write their own scheduler; but that is not the subject of this proposal, which considers only the default scheduler. As such, it is important that only programmers with exceptionally high performance requirements should need to write their own scheduler and replace the scheduler in this proposal. |
---|
[41efd33] | 68 | |
---|
[c4fd4ef] | 69 | Finally, the scheduling objective includes producing a scheduling strategy with sufficient fairness guarantees, creating an abstraction layer over the operating system to handle kernel-threads spinning unnecessarily, scheduling blocking I/O operations, and writing sufficient library tools to allow developers to indirectly use the scheduler. |
---|
[df75fe97] | 70 | |
---|
| 71 | % =============================================================================== |
---|
| 72 | % =============================================================================== |
---|
| 73 | |
---|
[c4fd4ef] | 74 | \section{\CFA Scheduling} |
---|
| 75 | To scheduler user-level threads across all workloads, the scheduler has a number of requirements: |
---|
[41efd33] | 76 | |
---|
[a037f85] | 77 | \paragraph{Correctness} As with any other concurrent data structure or algorithm, the correctness requirement is paramount. The scheduler cannot allow threads to be dropped from the ready-queue, i.e., scheduled but never run, or be executed multiple times when only being scheduled once. Since \CFA concurrency has no spurious wakeup, this definition of correctness also means the scheduler should have no spurious wakeup. The \CFA scheduler must be correct. |
---|
[41efd33] | 78 | |
---|
[c4fd4ef] | 79 | \paragraph{Performance} The performance of a scheduler can generally be mesured in terms of scheduling cost, scalability and latency. Scheduling cost is the cost to switch from one thread to another, as mentioned above. For simple applications where a single kernel thread does most of the scheduling, it is generally the dominating cost. When adding many kernel threads, scalability becomes an issue, effectively increasing the cost of context-switching when contention is high. Finally, a third axis of performance is tail latency. This measurement is related to fairness and mesures how long is needed for a thread to be run once scheduled and is evaluated in the worst cases. The \CFA scheduler should offer good performance in all three metrics. |
---|
[41efd33] | 80 | |
---|
[c4fd4ef] | 81 | \paragraph{Fairness} Like performance, this requirements has several aspect : eventual progress, predictability and performance reliablility. As a hard requirement, the \CFA scheduler must guarantee eventual progress, i.e., prevent starvation, otherwise the above mentioned illusion of simultaneous execution is broken and the scheduler becomes much more complex to reason about. Beyond this requirement, performance should be predictible and reliable, which means similar workloads achieve similar performance and programmer intuition is respected. An example of this is : a thread that yields agressively should not run more often then other tasks. While this is intuitive, it does not hold true for many work-stealing or feedback based schedulers. The \CFA scheduler must guarantee eventual progress and should be predictible and offer reliable performance. |
---|
[41efd33] | 82 | |
---|
[a037f85] | 83 | \paragraph{Efficiency} Finally, efficient usage of CPU resources is also an important requirement. This issue is discussed more in depth towards the end of this proposal. It effectively refers to avoiding using CPU power when there are no threads to run, and conversely, use all CPUs available when the workload can benefit from it. Balancing these two states is where the complexity lies. The \CFA scheduler should be efficient with respect to the underlying (shared) computer. |
---|
[41efd33] | 84 | |
---|
[c4fd4ef] | 85 | \bigskip To achieve these requirements, I can reject two broad types of scheduling strategies : feedback-based and priority schedulers. |
---|
[df75fe97] | 86 | |
---|
| 87 | \subsection{Feedback-Based Schedulers} |
---|
[a037f85] | 88 | Many operating systems use schedulers based on feedback in some form, e.g., measuring how much CPU a particular thread has used\footnote{Different metrics can measured here but it is not relevant to the discussion.} and schedule threads based on this metric. These strategies are sensible for operating systems but rely on two assumptions on the workload : |
---|
[df75fe97] | 89 | |
---|
| 90 | \begin{enumerate} |
---|
[41efd33] | 91 | \item Threads live long enough for useful feedback information to be to gathered. |
---|
| 92 | \item Threads belong to multiple users so fairness across threads is insufficient. |
---|
[df75fe97] | 93 | \end{enumerate} |
---|
| 94 | |
---|
[c4fd4ef] | 95 | While these two assumptions generally hold for operating systems, they may not for user-level threading. Since \CFA has the explicit goal of allowing many smaller threads, this can naturally lead to threads with much shorter lifetime, which are only scheduled a few times. Scheduling strategies based on feedback cannot be effective in these cases because they do not have the opportunity to measure the metrics that underlie the algorithm. Note that the problem of feedback convergence (reacting too slowly to scheduling events) is not specific to short lived threads but can also occur with threads that show drastic changes in scheduling, e.g., threads running for long periods of time and then suddenly blocking and unblocking quickly and repeatedly. |
---|
[df75fe97] | 96 | |
---|
[c4fd4ef] | 97 | In the context of operating systems, these concerns can be overshadowed by a more pressing concern : security. When multiple users are involved, it is possible that some users are malevolent and try to exploit the scheduling strategy in order to achieve some nefarious objective. Security concerns mean that more precise and robust fairness metrics must be used to guarantee fairness across processes created by users as well as threads created within a process. In the case of the \CFA scheduler, every thread runs in the same user-space and is controlled by the same user. Fairness across users is therefore a given and it is then possible to safely ignore the possibility that threads are malevolent. This approach allows for a much simpler fairness metric and in this proposal ``fairness'' is considered as follows : when multiple threads are cycling through the system, the total ordering of threads being scheduled, i.e., pushed onto the ready-queue, should not differ much from the total ordering of threads being executed, i.e., popped from the ready-queue. |
---|
[df75fe97] | 98 | |
---|
[c4fd4ef] | 99 | Since feedback is not necessarily feasible within the lifetime of all threads and a simple fairness metric can be used, the scheduling strategy proposed for the \CFA runtime does not use per-threads feedback. Feedback in general is not rejected for secondary concerns like idle sleep for kernel threads, but no feedback is used to decide which thread to run next. |
---|
[df75fe97] | 100 | |
---|
| 101 | \subsection{Priority Schedulers} |
---|
[a037f85] | 102 | Another broad category of schedulers are priority schedulers. In these scheduling strategies, threads have priorities and the runtime schedules the threads with the highest priority before scheduling other threads. Threads with equal priority are scheduled using a secondary strategy, often something simple like round-robin or FIFO. These priority mean that, as long as there is a thread with a higher priority that desires to run, a thread with a lower priority does not run. This possible starving of threads can dramatically increase programming complexity since starving threads and priority inversion (prioritizing a lower priority thread) can both lead to serious problems. |
---|
[df75fe97] | 103 | |
---|
[a037f85] | 104 | An important observation to make is that threads do not need to have explicit priorities for problems to occur. Indeed, any system with multiple ready-queues and attempts to exhaust one queue before accessing the other queues, can encounter starvation problems. A popular scheduling strategy that suffers from implicit priorities is work-stealing. Work-stealing is generally presented as follows, each processor has a list of ready threads. |
---|
[df75fe97] | 105 | \begin{enumerate} |
---|
[c4fd4ef] | 106 | \item Run threads from ``this'' processor's list first. |
---|
[df75fe97] | 107 | \item If ``this'' processor's list is empty, run threads from some other processor's list. |
---|
| 108 | \end{enumerate} |
---|
| 109 | |
---|
[c4fd4ef] | 110 | In a loaded system\footnote{A loaded system is a system where threads are being run at the same rate they are scheduled.}, if a thread does not yield, block or preempt for an extended period of time, threads on the same processor's list starve if no other processors exhaust their list. |
---|
[df75fe97] | 111 | |
---|
[c4fd4ef] | 112 | Since priorities can be complex for programmers to handle, the scheduling strategy proposed for the \CFA runtime does not use a strategy with either implicit or explicit thread priorities. |
---|
[df75fe97] | 113 | |
---|
[41efd33] | 114 | \subsection{Schedulers without feedback or priorities} |
---|
[c4fd4ef] | 115 | This proposal conjectures that is is possible to construct a default scheduler for the \CFA runtime that offers good scalability and a simple fairness guarantee that is easy for programmers to reason about. The simplest fairness guarantee is FIFO ordering, i.e., threads scheduled first run first. However, enforcing FIFO ordering generally conflicts with scalability across multiple processors because of the additionnal synchronization. Thankfully, strict FIFO is not needed for sufficient fairness. Since concurrency is inherently non-deterministic, fairness concerns in scheduling are only a problem if a thread repeatedly runs before another thread can run. This relaxation is possible because the non-determinism means that programmers must already handle ordering problems in order to produce correct code and already must rely on weak guarantees, for example that a specific thread will \emph{eventually} run. Since some reordering does not break correctness, the FIFO fairness guarantee can be significantly relaxed without causing problems. For this proposal, the target guarantee is that the \CFA scheduler provides \emph{probable} FIFO ordering, which allows reordering but makes it improbable that threads are reordered far from their position in total ordering. |
---|
[41efd33] | 116 | |
---|
[a037f85] | 117 | Scheduling is defined as follows : |
---|
[df75fe97] | 118 | \begin{itemize} |
---|
[a037f85] | 119 | \item Given two threads $X$ and $Y$, the odds that thread $X$ runs $N$ times \emph{after} thread $Y$ is scheduled but \emph{before} it is run, decreases exponentially with regard to $N$. |
---|
[df75fe97] | 120 | \end{itemize} |
---|
| 121 | |
---|
[a037f85] | 122 | While this is not a bounded guarantee, the probability that unfairness persist for long periods of times decreases exponentially, making persisting unfairness virtually impossible. |
---|
[df75fe97] | 123 | |
---|
| 124 | % =============================================================================== |
---|
| 125 | % =============================================================================== |
---|
[a037f85] | 126 | \section{Proposal} |
---|
| 127 | |
---|
| 128 | \subsection{Ready-Queue} \label{sec:queue} |
---|
[c4fd4ef] | 129 | A simple ready-queue can be built from a FIFO queue, where user-threads are pushed onto the queue when they are ready to run, and processors (kernel-threads acting as virtual processors) pop the user-threads from the queue and execute them. Using the paper\cite{alistarh2018relaxed} as a basis, it is simple to build a relaxed FIFO list that is fast and scalable for loaded or overloaded systems. The described queue uses an array of underlying strictly FIFO queues as shown in Figure~\ref{fig:base}\footnote{For this section, the number of underlying queues is assumed to be constant. Section~\ref{sec:resize} discusses resizing the array.}. Pushing new data is done by selecting one of these underlying queues at random, recording a timestamp for the operation and pushing to the selected queue. Popping is done by selecting two queues at random and popping from the queue with the oldest timestamp. A higher number of underlying queues leads to less contention on each queue and therefore better performance. In a loaded system, it is highly likely the queues are non-empty, i.e., several tasks are on each of the underlying queues. This means that selecting a queue at random to pop from is highly likely to yield a queue with available items. In Figure~\ref{fig:base}, ignoring the ellipsis, the chances of getting an empty queue is 2/7 per pick, meaning two random picks yield an item approximately 9 times out of 10. |
---|
[a037f85] | 130 | |
---|
[4a40f695] | 131 | \begin{figure} |
---|
[a037f85] | 132 | \begin{center} |
---|
[4a40f695] | 133 | \input{base} |
---|
[a037f85] | 134 | \end{center} |
---|
[7a0f1d25] | 135 | \caption{Relaxed FIFO list at the base of the scheduler: an array of strictly FIFO lists. The timestamp is in all nodes and cell arrays.} |
---|
[a037f85] | 136 | \label{fig:base} |
---|
| 137 | \end{figure} |
---|
| 138 | |
---|
[4a40f695] | 139 | \begin{figure} |
---|
[a037f85] | 140 | \begin{center} |
---|
[4a40f695] | 141 | \input{empty} |
---|
[a037f85] | 142 | \end{center} |
---|
| 143 | \caption{``More empty'' state of the queue: the array contains many empty cells.} |
---|
| 144 | \label{fig:empty} |
---|
| 145 | \end{figure} |
---|
| 146 | |
---|
[c4fd4ef] | 147 | When the ready queue is \emph{more empty}, i.e., several of the queues are empty, selecting a random queue for popping is less likely to yield a valid selection and more attempts need to be made, resulting in a performance degradation. Figure~\ref{fig:empty} shows an example with fewer elements where the chances of getting an empty queue is 5/7 per pick, meaning two random picks yield an item only half the time. Since the ready queue is not empty, the pop operation \emph{must} find an element before returning and therefore must retry. Overall performance is therefore influenced by the contention on the underlying queues and pop performance is influenced by the item density. This leads to four performance cases, as depicted in Table~\ref{tab:perfcases}. |
---|
[a037f85] | 148 | |
---|
[4a40f695] | 149 | \begin{table} |
---|
[a037f85] | 150 | \begin{center} |
---|
[3d3cbd0] | 151 | \begin{tabular}{|r|l|l|} |
---|
| 152 | \cline{2-3} |
---|
| 153 | \multicolumn{1}{r|}{} & \multicolumn{1}{c|}{Many Processors} & \multicolumn{1}{c|}{Few Processors} \\ |
---|
[9c6f459] | 154 | \hline |
---|
[a037f85] | 155 | Many Threads & A: good performance & B: good performance \\ |
---|
[9c6f459] | 156 | \hline |
---|
[a037f85] | 157 | Few Threads & C: poor performance & D: poor performance \\ |
---|
[9c6f459] | 158 | \hline |
---|
[a037f85] | 159 | \end{tabular} |
---|
| 160 | \end{center} |
---|
[c4fd4ef] | 161 | \caption{Performance of the relaxed FIFO list in different cases. The number of processors (many or few) refers to the number of kernel-threads \emph{actively} attempting to pop user-threads from the queues, not the total number of kernel-threads. The number of threads (many or few) refers to the number of user-threads ready to be run. Many threads means they outnumber processors significantly and most underlying queues have items, few threads mean there are barely more threads than processors and most underlying queues are empty. Cases with fewer threads than processors are discussed in Section~\ref{sec:sleep}.} |
---|
[a037f85] | 162 | \label{tab:perfcases} |
---|
| 163 | \end{table} |
---|
| 164 | |
---|
[c4fd4ef] | 165 | Table~\ref{tab:perfcases} |
---|
[df75fe97] | 166 | |
---|
[c4fd4ef] | 167 | Performance can be improved in case~D (Table~\ref{tab:perfcases}) by adding information to help processors find which inner queues are used. This addition aims to avoid the cost of retrying the pop operation but does not affect contention on the underlying queues and can incur some management cost for both push and pop operations. The approach used to encode this information can vary in density and be either global or local, where density means the information is either packed in few cachelines or spread across several cachelines, and local information means each thread uses an independent copy instead of a single global, i.e., common, source of information. |
---|
| 168 | |
---|
| 169 | For example, bitmask can be used to identify which inner queues are currently in use, as shown in Figure~\ref{fig:emptybit}. This means that processors can often find user-threads in constant time, regardless of how many underlying queues are empty. Furthermore, modern x86 CPUs have extended bit manipulation instructions (BMI2) which allow using the bitmask with very little overhead compared to the randomized selection approach for a filled readyqueue, offerring decent performance even in cases with many empty inner queues. However, this technique has its limits: with a single word\footnote{Word refers here to however many bits can be written atomicly.} bitmask, the total number of underlying queues in the ready queue is limited to the number of bits in the word. With a multi-word bitmask, this maximum limit can be increased arbitrarily, but it is not possible to check if the queue is empty by reading the bitmask atomicly. |
---|
| 170 | |
---|
| 171 | Finally, a dense bitmap, either single or multi-word, causes additional problems |
---|
| 172 | in case C (Table 1), because many processors are continuously scanning the |
---|
| 173 | bitmask to find the few available threads. This increased contention on the |
---|
| 174 | bitmask(s) reduces performance because of cache misses and the bitmask is |
---|
| 175 | updated more frequently by the scanning processors racing to read and/or update |
---|
| 176 | that information. This increased update frequency means the information in the |
---|
| 177 | bitmask will more often be stale before a processor can use it to find an item. |
---|
[df75fe97] | 178 | |
---|
[4a40f695] | 179 | \begin{figure} |
---|
[a037f85] | 180 | \begin{center} |
---|
| 181 | {\resizebox{0.8\textwidth}{!}{\input{emptybit}}} |
---|
| 182 | \end{center} |
---|
| 183 | \caption{``More empty'' queue with added bitmask to indicate which array cells have items.} |
---|
| 184 | \label{fig:emptybit} |
---|
| 185 | \end{figure} |
---|
[df75fe97] | 186 | |
---|
[c4fd4ef] | 187 | Another approach is to use a hiearchical data structure, for example Figure~\ref{fig:emptytree}. Creating a tree of nodes to reduce contention has been shown to work in similar cases\cite{ellen2007snzi}\footnote{This particular paper seems to be patented in the US. How does that affect \CFA? Can I use it in my work?}. However, this approach may lead to poorer performance in case~B (Table~\ref{tab:perfcases}) due to the inherent pointer chasing cost and already low contention cost in that case. |
---|
[df75fe97] | 188 | |
---|
[4a40f695] | 189 | \begin{figure} |
---|
[a037f85] | 190 | \begin{center} |
---|
| 191 | {\resizebox{0.8\textwidth}{!}{\input{emptytree}}} |
---|
| 192 | \end{center} |
---|
| 193 | \caption{``More empty'' queue with added binary search tree indicate which array cells have items.} |
---|
| 194 | \label{fig:emptytree} |
---|
| 195 | \end{figure} |
---|
[df75fe97] | 196 | |
---|
[c4fd4ef] | 197 | Finally, a third approach is to use dense information, similar to the bitmap, but have each thread keep its own independant copies of it. While this approach can offer good scalability \emph{and} low latency, the livelyness of the information can become a problem. In the simple cases, local copies of which underlying queues are empty can become stale and end-up not being useful for the pop operation. A more serious problem is that reliable information is necessary for some parts of this algorithm to be correct. As mentionned in this section, processors must know \emph{reliably} whether the list is empty or not to decide if they can return \texttt{NULL} or if they must keep looking during a pop operation. Section~\ref{sec:sleep} discusses another case where reliable information is required for the algorithm to be correct. |
---|
[df75fe97] | 198 | |
---|
[7a0f1d25] | 199 | \begin{figure} |
---|
| 200 | \begin{center} |
---|
| 201 | {\resizebox{0.8\textwidth}{!}{\input{emptytls}}} |
---|
| 202 | \end{center} |
---|
| 203 | \caption{``More empty'' queue with added per processor bitmask to indicate which array cells have items.} |
---|
| 204 | \label{fig:emptytls} |
---|
| 205 | \end{figure} |
---|
| 206 | |
---|
[c4fd4ef] | 207 | There is a fundamental tradeoff among these approach. Dense global information about empty underlying queues helps zero-contention cases at the cost of high-contention case. Sparse global information helps high-contention cases but increases latency in zero-contention-cases, to read and ``aggregate'' the information\footnote{Hiearchical structures, e.g., binary search tree, effectively aggregate information but following pointer chains, learning information for each node. Similarly, other sparse schemes would need to read multiple cachelines to acquire all the information needed.}. Finally, dense local information has both the advantages of low latency in zero-contention cases and scalability in high-contention cases, however the information can become stale making it difficult to use to ensure correctness. The fact that these solutions have these fundamental limits suggest to me that a better solution combines these properties in an interesting ways. The lock discussed in Section~\ref{sec:resize} also allows for solutions that adapt to the number of processors, which could also prove useful. |
---|
[df75fe97] | 208 | |
---|
[a037f85] | 209 | \paragraph{Objectives and Existing Work} |
---|
[df75fe97] | 210 | |
---|
[7a0f1d25] | 211 | How much scalability is actually needed is highly debatable \emph{libfibre}\cit has compared favorably to other schedulers in webserver tests\cit and uses a single atomic counter in its scheduling algorithm similarly to the proposed bitmask. As such, the single atomic instruction on a shared cacheline may be sufficiently performant. |
---|
| 212 | |
---|
| 213 | I have built a prototype of this ready-queue in the shape of a data-queue, i.e., nodes on the queue are structures with a single int and the intrusive data fields. Using this prototype I ran preliminary performance experiments which confirm the expected performance in Table~\ref{tab:perfcases}. However, these experiments only offer a hint at the actual performance of the scheduler since threads form more complex operations than simple integer nodes, e.g., threads are not independant of each other, when a thread blocks some other thread must intervene to wake it. |
---|
[df75fe97] | 214 | |
---|
[7a0f1d25] | 215 | I have also integrated this prototype into the \CFA runtime, but have not yet created performance experiments to compare results. As creating one-to-one comparisons with the prototype will be complex. |
---|
[df75fe97] | 216 | |
---|
[a037f85] | 217 | \subsection{Dynamic Resizing} \label{sec:resize} |
---|
[7a0f1d25] | 218 | \begin{figure} |
---|
| 219 | \begin{center} |
---|
| 220 | \input{system} |
---|
| 221 | \end{center} |
---|
| 222 | \caption{Global structure of the \CFA runtime system.} |
---|
| 223 | \label{fig:system} |
---|
| 224 | \end{figure} |
---|
| 225 | |
---|
| 226 | The \CFA runtime system groups processors together as clusters. Threads on a cluster are always scheduled on one of the processors of the cluster. Currently, the runtime handles dynamically adding and removing processors from clusters at any time. Since this is part of the existing design, the proposed scheduler must also support this behaviour. However, dynamicaly resizing a cluster is considered a rare event associated with setup, teardown and major configuration changes. This assumption is made both in the design of the proposed scheduler as well as in the original design of the \CFA runtime system. As such, the proposed scheduler must honor the correctness of these behaviour but does not have any performance objectives with regard to resizing a cluster. How long adding or removing processors take and how much this disrupts the performance of other threads is considered a secondary concern since it should be amortized over long period of times. However, as mentionned in Section~\ref{sec:queue}, contention on the underlying queues can have a direct impact on performance. The number of underlying queues must therefore be adjusted as the number of processors grows or shrinks. Since the underlying queues are stored in a dense array, changing the number of queues requires resizing the array and expanding the array requires moving it. This can introduce memory reclamation problems if not done correctly. |
---|
[df75fe97] | 227 | |
---|
[4a40f695] | 228 | \begin{figure} |
---|
[a037f85] | 229 | \begin{center} |
---|
[4a40f695] | 230 | \input{resize} |
---|
[a037f85] | 231 | \end{center} |
---|
[7a0f1d25] | 232 | \caption{Copy of data structure shown in Figure~\ref{fig:base}. } |
---|
[a037f85] | 233 | \label{fig:base2} |
---|
| 234 | \end{figure} |
---|
[df75fe97] | 235 | |
---|
[7a0f1d25] | 236 | It is important to note how the array is used in this case. While the array cells are modified by every push and pop operation, the array itself, i.e., the pointer that would change when resized, is only read during these operations. Therefore the use of this pointer can be described as frequent reads and infrequent writes. This description effectively matches with the description of a Reader-Writer lock, infrequent but invasive updates among frequent read operations. In the case of the Ready-Queue described above, read operations are operations that push or pop from the ready-queue but do not invalidate any references to the ready queue data structures. Writes on the other-hand would add or remove inner queues, invalidating references to the array of inner queues in the process. Therefore, the current proposed approach to this problem is to add a per-cluster Reader Writer lock around the ready queue to prevent restructuring of the ready-queue data structure while threads are being pushed or popped. |
---|
[df75fe97] | 237 | |
---|
[7a0f1d25] | 238 | There are possible alternatives to the Reader Writer lock solution. This problem is effectively a memory reclamation problem and as such there is a large body of research on the subject\cit. However, the RWlock solution is simple and can be leveraged to solve other problems (e.g., processor ordering and memory reclamation of threads), which makes it an attractive solution. |
---|
[df75fe97] | 239 | |
---|
[a037f85] | 240 | \paragraph{Objectives and Existing Work} |
---|
| 241 | The lock must offer scalability and performance on par with the actual ready-queue in order not to introduce a new bottleneck. I have already built a lock that fits the desired requirements and preliminary testing show scalability and performance that exceed the target. As such, I do not consider this lock to be a risk on this project. |
---|
[df75fe97] | 242 | |
---|
[a037f85] | 243 | \subsection{Idle Sleep} \label{sec:sleep} |
---|
[7a0f1d25] | 244 | As mentioned, idle sleep is the process of putting processors to sleep when they have no threads to execute. In this context, processors are kernel-threads and sleeping refers to asking the kernel to block a thread. This benefit can be achieved with either thread synchronization operations like pthread\_cond\_wait or using signal operations like sigsuspend. The goal of putting idle processors to sleep is two-fold, it reduces energy consumption in cases where more idle kernel-threads translate to idle hardware threads, and reduces contention on the ready queue, since the otherwise idle processors generally contend trying to pop items from the queue. |
---|
[df75fe97] | 245 | |
---|
[7a0f1d25] | 246 | Support for idle sleep broadly involves calling the operating system to block the kernel thread and handling the race between a blocking thread and the waking thread, and handling which kernel thread should sleep or wake-up. |
---|
[df75fe97] | 247 | |
---|
[7a0f1d25] | 248 | When a processor decides to sleep, there is a race that occurs between it signalling that is going to sleep (so other processors can find sleeping processors) and actually blocking the kernel thread. This is equivalent to the classic problem of missing signals when using condition variables: the ``sleepy'' processor indicates that it will sleep but has not yet gone to sleep, when another processor attempts to wake it up, the waking-up operation may claim nothing needs to be done and the signal is missed. In cases where threads are scheduled from processors on the current cluster, loosing signals is not necessarily critical, because at least some processors on the cluster are awake and may check for more processors eventually. Individual processors always finish scheduling threads before looking for new work, which means that the last processor to go to sleep cannot miss threads scheduled from inside the cluster (if they do, that demonstrates the ready-queue is not linearizable). However, this guarantee does not hold if threads are scheduled from outside the cluster, either due to an external event like timers and I/O, or due to a thread migrating from a different cluster. In this case, missed signals can lead to the cluster deadlocking where it should not\footnote{Clusters ``should'' never deadlock, but for this proposal, cases where \CFA users \emph{actually} write \CFA code that leads to a deadlock is considered as a deadlock that ``should'' happen. }. Therefore, it is important that the scheduling of threads include a mechanism where signals \emph{cannot} be missed. For performance reasons, it can be advantageous to have a secondary mechanism that allows signals to be missed in cases where it cannot lead to a deadlock. To be safe, this process must include a ``handshake'' where it is guaranteed that either~: the sleepy processor notices that a thread is scheduled after it signalled its intent to block or code scheduling threads sees the intent to sleep before scheduling and be able to wake-up the processor. This matter is complicated by the fact that pthreads offers few tools to implement this solution and offers no guarantee of ordering of threads waking up for most of these tools. |
---|
[df75fe97] | 249 | |
---|
[7a0f1d25] | 250 | Another issues is trying to avoid kernel threads sleeping and waking frequently. A possible partial solution is to order the processors so that the one which most recently went to sleep is woken up. This allows other sleeping processors to reach deeper sleep state (when these are available) while keeping ``hot'' processors warmer. Note that while this generally means organising the processors in a stack, I believe that the unique index provided by the ReaderWriter lock can be reused to strictly order the waking order of processors, causing a LIFO like waking order. While a strict LIFO stack is probably better, using the processor index could prove useful and offer a sufficiently LIFO ordering. |
---|
[df75fe97] | 251 | |
---|
[7a0f1d25] | 252 | Finally, another important aspect of Idle Sleep is when should processors make the decision to sleep and when is it appropriate for sleeping processors to be woken up. Processors that are unnecessarily unblocked lead to unnecessary contention and power consumption, while too many sleeping processors can lead to sub-optimal throughput. Furthermore, transitions from sleeping to awake and vice-versa also add unnecessary latency. There is already a wealth of research on the subject and I may use an existing approach for the Idle Sleep heuristic in this project. |
---|
[df75fe97] | 253 | |
---|
[a037f85] | 254 | \subsection{Asynchronous I/O} |
---|
[7a0f1d25] | 255 | The final aspect of this proposal is asynchronous I/O. Without it, user threads that execute I/O operations block the underlying kernel thread, which leads to poor throughput. It would be preferrable to block the user-thread and reuse the underlying kernel-thread to run other ready threads. This approach requires intercepting the user-threads' calls to I/O operations, redirecting them to an asynchronous I/O interface and handling the multiplexing between the synchronous and asynchronous API. As such, these are the three components needed to implemented support for asynchronous I/O : an OS abstraction layer over the asynchronous interface, an event-engine to (de)multiplex the operations and a synchronous interface for users to use. None of these components currently exist in \CFA and I will need to build all three for this project. |
---|
[df75fe97] | 256 | |
---|
[a037f85] | 257 | \paragraph{OS Abstraction} |
---|
[7a0f1d25] | 258 | One fundamental part for converting blocking I/O operations into non-blocking ones is having an underlying asynchronous I/O interface to direct the I/O operations. While there exists many different APIs for asynchronous I/O, it is not part of this proposal to create a novel API. I plan to use an existing one that is sufficient. uC++ uses the \texttt{select} as its interface, which handles ttys, pipes and sockets, but not disk. It entails significant complexity and is being replaced, which make it a less interesting alternative. Another popular interface is \texttt{epoll}\cit, which is supposed to be cheaper than \texttt{select}. However, epoll also does not handle the file system and seems to have problem to linux pipes and \texttt{TTY}s\cit. A very recent alternative that must still be investigated is \texttt{io\_uring}. It claims to address some of the issues with \texttt{epoll} but is too recent to be confident that it does. Finally, a popular cross-platform alternative is \texttt{libuv}, which offers asynchronous sockets and asynchronous file system operations (among other features). However, as a full-featured library it includes much more than what is needed and could conflict with other features of \CFA unless significant effort is made to merge them together. |
---|
[df75fe97] | 259 | |
---|
[a037f85] | 260 | \paragraph{Event-Engine} |
---|
[7a0f1d25] | 261 | Laying on top of the asynchronous interface layer is the event-engine. This engine is responsible for multiplexing (batching) the synchronous I/O requests into an asynchronous I/O request and demultiplexing the results onto appropriate blocked threads. This step can be straightforward for the simple cases, but can become quite complex. Decisions that need to be made include : whether to poll from a seperate kernel thread or a regularly scheduled user thread, what should be the ordering used when results satisfy many requests, how to handle threads waiting for multiple operations, etc. |
---|
[df75fe97] | 262 | |
---|
[a037f85] | 263 | \paragraph{Interface} |
---|
[7a0f1d25] | 264 | Finally, for these components to be available, it is necessary to expose them through a synchronous interface. The interface can be novel but it is preferrable to match the existing POSIX interface in order to be compatible with existing code. Matching allows C programs written using this interface to be transparently converted to \CFA with minimal effeort. Where this is not applicable, a novel interface will be created to fill the gaps. |
---|
[a037f85] | 265 | |
---|
| 266 | |
---|
| 267 | % =============================================================================== |
---|
| 268 | % =============================================================================== |
---|
| 269 | \section{Discussion} |
---|
| 270 | |
---|
| 271 | |
---|
| 272 | % =============================================================================== |
---|
| 273 | % =============================================================================== |
---|
| 274 | \section{Timeline} |
---|
[df75fe97] | 275 | |
---|
| 276 | |
---|
| 277 | % B I B L I O G R A P H Y |
---|
| 278 | % ----------------------------- |
---|
| 279 | \cleardoublepage |
---|
| 280 | \phantomsection % allows hyperref to link to the correct page |
---|
[3d3cbd0] | 281 | \addcontentsline{toc}{section}{\refname} |
---|
| 282 | \bibliographystyle{plain} |
---|
| 283 | \bibliography{pl,local} |
---|
[df75fe97] | 284 | |
---|
| 285 | % G L O S S A R Y |
---|
| 286 | % ----------------------------- |
---|
| 287 | \cleardoublepage |
---|
| 288 | \phantomsection % allows hyperref to link to the correct page |
---|
[3d3cbd0] | 289 | \addcontentsline{toc}{section}{Glossary} |
---|
| 290 | \printglossary |
---|
[df75fe97] | 291 | |
---|
[4a40f695] | 292 | \end{document} |
---|