- Timestamp:
 - Oct 30, 2017, 5:00:47 PM (8 years ago)
 - Branches:
 - ADT, aaron-thesis, arm-eh, ast-experimental, cleanup-dtors, deferred_resn, demangler, enum, forall-pointer-decay, jacob/cs343-translation, jenkins-sandbox, master, new-ast, new-ast-unique-expr, new-env, no_list, persistent-indexer, pthread-emulation, qualifiedEnum, resolv-new, with_gc
 - Children:
 - 0bdd8d2a, 22ef6a5
 - Parents:
 - 2c1830a6
 - Location:
 - src/benchmark
 - Files:
 - 
      
- 8 edited
 
- 
          
  schedext/cfa1.c (modified) (1 diff)
 - 
          
  schedext/cfa2.c (modified) (1 diff)
 - 
          
  schedext/cfa4.c (modified) (1 diff)
 - 
          
  schedext/upp.cc (modified) (1 diff)
 - 
          
  schedint/cfa1.c (modified) (1 diff)
 - 
          
  schedint/cfa2.c (modified) (1 diff)
 - 
          
  schedint/cfa4.c (modified) (1 diff)
 - 
          
  schedint/upp.cc (modified) (1 diff)
 
 
Legend:
- Unmodified
 - Added
 - Removed
 
- 
      
src/benchmark/schedext/cfa1.c
r2c1830a6 rbb7e3d4 40 40 argc = margc; 41 41 argv = margv; 42 processor p;43 42 T t; 44 43 return wait(m1);  - 
      
src/benchmark/schedext/cfa2.c
r2c1830a6 rbb7e3d4 40 40 argc = margc; 41 41 argv = margv; 42 processor p;43 42 T t; 44 43 return wait(m1, m2);  - 
      
src/benchmark/schedext/cfa4.c
r2c1830a6 rbb7e3d4 40 40 argc = margc; 41 41 argv = margv; 42 processor p;43 42 T t; 44 43 return wait(m1, m2, m3, m4);  - 
      
src/benchmark/schedext/upp.cc
r2c1830a6 rbb7e3d4 39 39 argc = margc; 40 40 argv = margv; 41 uProcessor p;42 41 T t; 43 42 return m.wait();  - 
      
src/benchmark/schedint/cfa1.c
r2c1830a6 rbb7e3d4 43 43 argc = margc; 44 44 argv = margv; 45 processor p;46 45 T t; 47 46 return wait(m1);  - 
      
src/benchmark/schedint/cfa2.c
r2c1830a6 rbb7e3d4 43 43 argc = margc; 44 44 argv = margv; 45 processor p;46 45 T t; 47 46 return wait(m1, m2);  - 
      
src/benchmark/schedint/cfa4.c
r2c1830a6 rbb7e3d4 43 43 argc = margc; 44 44 argv = margv; 45 processor p;46 45 T t; 47 46 return wait(m1, m2, m3, m4);  - 
      
src/benchmark/schedint/upp.cc
r2c1830a6 rbb7e3d4 42 42 argc = margc; 43 43 argv = margv; 44 uProcessor p;45 44 T t; 46 45 return m.wait();  
  Note:
 See   TracChangeset
 for help on using the changeset viewer.