Changes in / [0254454:7cfef0d]
- Files:
-
- 1 added
- 1 deleted
- 3 edited
Legend:
- Unmodified
- Added
- Removed
-
doc/theses/thierry_delisle_PhD/comp_II/comp_II.tex
r0254454 r7cfef0d 44 44 \begin{document} 45 45 \maketitle 46 \thispagestyle{empty}47 46 \cleardoublepage 48 47 … … 328 327 329 328 How much scalability is actually needed is highly debatable. 330 \emph{libfibre}\cite{libfibre} has compared favorably to other schedulers in webserver tests\cite{ Karsten20} and uses a single atomic counter in its scheduling algorithm similarly to the proposed bitmask.329 \emph{libfibre}\cite{libfibre} has compared favorably to other schedulers in webserver tests\cite{karstenuser} and uses a single atomic counter in its scheduling algorithm similarly to the proposed bitmask. 331 330 As such, the single atomic instruction on a shared cacheline may be sufficiently performant. 332 331 … … 422 421 Processors that are unnecessarily unblocked lead to unnecessary contention, CPU usage, and power consumption, while too many sleeping processors can lead to sub-optimal throughput. 423 422 Furthermore, transitions from sleeping to awake and vice-versa also add unnecessary latency. 424 There is already a wealth of research on the subject\cite{schillings1996engineering, wiki:thunderherd} and I may use an existing approach for the idle-sleep heuristic in this project, \eg\cite{ Karsten20}.423 There is already a wealth of research on the subject\cite{schillings1996engineering, wiki:thunderherd} and I may use an existing approach for the idle-sleep heuristic in this project, \eg\cite{karstenuser}. 425 424 426 425 \subsection{Asynchronous I/O} -
tests/pybin/settings.py
r0254454 r7cfef0d 27 27 'x86_64' : 'x64', 28 28 'x86' : 'x86', 29 'aarch64' : 'arm64', 30 'arm64' : 'arm64', 31 'ARM64' : 'arm64', 29 'aarch64' : 'arm', 32 30 'i386' : 'x86', 33 31 'i486' : 'x86', 34 32 'i686' : 'x86', 35 33 'Intel 80386' : 'x86', 36 'arm' : 'arm32', 37 'ARM' : 'arm32', 38 'arm32' : 'arm32', 39 'ARM32' : 'arm32', 34 'arm' : 'arm', 35 'ARM' : 'arm', 40 36 } 41 37 42 38 CrossCompileFlags = { 43 'x64' : 'ARCH_FLAGS=-m64', 44 'x86' : 'ARCH_FLAGS=-m32', 45 'arm64': 'ARCH_FLAGS=', 46 'arm32': 'ARCH_FLAGS=', 39 'x64' : 'ARCH_FLAGS=-m64', 40 'x86' : 'ARCH_FLAGS=-m32', 47 41 } 48 42 -
tools/build/cfa.m4
r0254454 r7cfef0d 66 66 "x86-64" ) cannon_arch_name="x64";; 67 67 "x86_64" ) cannon_arch_name="x64";; 68 "aarch64" ) cannon_arch_name="arm64";; 69 "arm4" ) cannon_arch_name="arm64";; 70 "ARM64" ) cannon_arch_name="arm64";; 68 "aarch64" ) cannon_arch_name="arm";; 71 69 "x86" ) cannon_arch_name="x86";; 72 70 "i386" ) cannon_arch_name="x86";; … … 74 72 "i686" ) cannon_arch_name="x86";; 75 73 "Intel 80386") cannon_arch_name="x86";; 76 "arm" ) cannon_arch_name="arm32";; 77 "ARM" ) cannon_arch_name="arm32";; 78 "arm32" ) cannon_arch_name="arm32";; 79 "ARM32" ) cannon_arch_name="arm32";; 80 "armv7l" ) cannon_arch_name="arm32";; 74 "arm" ) cannon_arch_name="arm";; 75 "ARM" ) cannon_arch_name="arm";; 76 "armv7l" ) cannon_arch_name="arm";; 81 77 *) 82 78 >&2 echo "Unknown architecture " $arch_name;
Note: See TracChangeset
for help on using the changeset viewer.