Index: doc/theses/thierry_delisle_PhD/thesis/fig/base.fig =================================================================== --- doc/theses/thierry_delisle_PhD/thesis/fig/base.fig (revision 2a859b5dbd539670c43bfab6bf1c7c7ca217c89e) +++ doc/theses/thierry_delisle_PhD/thesis/fig/base.fig (revision be99234f40661b05bf4492d823219882091d3a84) @@ -13,8 +13,8 @@ 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6975 4200 20 20 6975 4200 6995 4200 -6 -6 6375 5100 6675 5250 -1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6450 5175 20 20 6450 5175 6470 5175 -1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6525 5175 20 20 6525 5175 6545 5175 -1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6600 5175 20 20 6600 5175 6620 5175 +6 6450 5025 6750 5175 +1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6525 5100 20 20 6525 5100 6545 5100 +1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6600 5100 20 20 6600 5100 6620 5100 +1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6675 5100 20 20 6675 5100 6695 5100 -6 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 3900 2400 300 300 3900 2400 4200 2400 @@ -80,25 +80,21 @@ 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 2400 2475 3000 2475 -2 3 0 1 0 7 50 -1 -1 0.000 0 0 0 0 0 7 - 3300 5210 3150 4950 2850 4950 2700 5210 2850 5470 3150 5470 - 3300 5210 -2 3 0 1 0 7 50 -1 -1 0.000 0 0 0 0 0 7 - 4500 5210 4350 4950 4050 4950 3900 5210 4050 5470 4350 5470 - 4500 5210 -2 3 0 1 0 7 50 -1 -1 0.000 0 0 0 0 0 7 - 5700 5210 5550 4950 5250 4950 5100 5210 5250 5470 5550 5470 - 5700 5210 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 - 3600 5700 3600 1200 + 3600 5400 3600 1200 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 - 4800 5700 4800 1200 + 4800 5400 4800 1200 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 - 6000 5700 6000 1200 -4 2 -1 50 -1 0 12 0.0000 2 135 630 2100 3075 Threads\001 -4 2 -1 50 -1 0 12 0.0000 2 165 450 2100 2850 Ready\001 -4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 4450 TS\001 -4 2 -1 50 -1 0 12 0.0000 2 165 720 2100 4200 Array of\001 -4 2 -1 50 -1 0 12 0.0000 2 150 540 2100 4425 Queues\001 -4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 3550 TS\001 -4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 2650 TS\001 -4 2 -1 50 -1 0 12 0.0000 2 135 900 2100 5175 Processors\001 + 6000 5400 6000 1200 +2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 + 2700 4800 3300 4800 3300 5400 2700 5400 2700 4800 +2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 + 3900 4800 4500 4800 4500 5400 3900 5400 3900 4800 +2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 + 5100 4800 5700 4800 5700 5400 5100 5400 5100 4800 +4 2 -1 50 -1 0 12 0.0000 2 135 645 2100 3075 Threads\001 +4 2 -1 50 -1 0 12 0.0000 2 180 525 2100 2850 Ready\001 +4 1 -1 50 -1 0 11 0.0000 2 120 210 2700 4450 TS\001 +4 2 -1 50 -1 0 12 0.0000 2 180 660 2100 4200 Array of\001 +4 2 -1 50 -1 0 12 0.0000 2 165 600 2100 4425 Queues\001 +4 1 -1 50 -1 0 11 0.0000 2 120 210 2700 3550 TS\001 +4 2 -1 50 -1 0 12 0.0000 2 135 840 2100 5175 Processors\001 Index: doc/theses/thierry_delisle_PhD/thesis/fig/base_avg.fig =================================================================== --- doc/theses/thierry_delisle_PhD/thesis/fig/base_avg.fig (revision 2a859b5dbd539670c43bfab6bf1c7c7ca217c89e) +++ doc/theses/thierry_delisle_PhD/thesis/fig/base_avg.fig (revision be99234f40661b05bf4492d823219882091d3a84) @@ -13,8 +13,8 @@ 1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6975 4200 20 20 6975 4200 6995 4200 -6 -6 6375 5100 6675 5250 -1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6450 5175 20 20 6450 5175 6470 5175 -1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6525 5175 20 20 6525 5175 6545 5175 -1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6600 5175 20 20 6600 5175 6620 5175 +6 6450 5025 6750 5175 +1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6525 5100 20 20 6525 5100 6545 5100 +1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6600 5100 20 20 6600 5100 6620 5100 +1 3 0 1 0 0 50 -1 20 0.000 1 0.0000 6675 5100 20 20 6675 5100 6695 5100 -6 1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 3900 2400 300 300 3900 2400 4200 2400 @@ -52,5 +52,5 @@ 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 1 1 1.00 45.00 90.00 - 3900 3975 3900 3600 + 3900 4200 3900 3600 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 1 1 1.00 45.00 90.00 @@ -61,5 +61,5 @@ 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 1 1 1.00 45.00 90.00 - 5100 3975 5100 3600 + 5100 4200 5100 3600 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 1 1 1.00 45.00 90.00 @@ -67,5 +67,5 @@ 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 1 1 1.00 45.00 90.00 - 6300 3975 6300 3600 + 6300 4200 6300 3600 2 1 0 1 -1 7 50 -1 -1 0.000 0 0 -1 1 0 2 1 1 1.00 45.00 90.00 @@ -75,33 +75,29 @@ 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2 1 1 1.00 45.00 90.00 - 4500 3975 4500 3600 + 4500 4200 4500 3600 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 2400 3375 3000 3375 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 2400 2475 3000 2475 -2 3 0 1 0 7 50 -1 -1 0.000 0 0 0 0 0 7 - 3300 5210 3150 4950 2850 4950 2700 5210 2850 5470 3150 5470 - 3300 5210 -2 3 0 1 0 7 50 -1 -1 0.000 0 0 0 0 0 7 - 4500 5210 4350 4950 4050 4950 3900 5210 4050 5470 4350 5470 - 4500 5210 -2 3 0 1 0 7 50 -1 -1 0.000 0 0 0 0 0 7 - 5700 5210 5550 4950 5250 4950 5100 5210 5250 5470 5550 5470 - 5700 5210 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 - 3600 5700 3600 1200 + 3600 5400 3600 1200 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 - 4800 5700 4800 1200 + 4800 5400 4800 1200 2 1 1 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 2 - 6000 5700 6000 1200 + 6000 5400 6000 1200 +2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 + 2700 4800 3300 4800 3300 5400 2700 5400 2700 4800 +2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 + 3900 4800 4500 4800 4500 5400 3900 5400 3900 4800 +2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 + 5100 4800 5700 4800 5700 5400 5100 5400 5100 4800 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 2 2400 4050 3000 4050 -4 2 -1 50 -1 0 12 0.0000 2 135 630 2100 3075 Threads\001 -4 2 -1 50 -1 0 12 0.0000 2 165 450 2100 2850 Ready\001 -4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 4450 MA\001 -4 2 -1 50 -1 0 12 0.0000 2 165 720 2100 4200 Array of\001 -4 2 -1 50 -1 0 12 0.0000 2 150 540 2100 4425 Queues\001 -4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 3550 TS\001 -4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 2650 TS\001 -4 2 -1 50 -1 0 12 0.0000 2 135 900 2100 5175 Processors\001 -4 1 -1 50 -1 0 11 0.0000 2 135 180 2700 4200 TS\001 +4 2 -1 50 -1 0 12 0.0000 2 135 645 2100 3075 Threads\001 +4 2 -1 50 -1 0 12 0.0000 2 180 525 2100 2850 Ready\001 +4 1 -1 50 -1 0 11 0.0000 2 120 300 2700 4450 MA\001 +4 2 -1 50 -1 0 12 0.0000 2 180 660 2100 4200 Array of\001 +4 2 -1 50 -1 0 12 0.0000 2 165 600 2100 4425 Queues\001 +4 1 -1 50 -1 0 11 0.0000 2 120 210 2700 3550 TS\001 +4 2 -1 50 -1 0 12 0.0000 2 135 840 2100 5175 Processors\001 +4 1 -1 50 -1 0 11 0.0000 2 120 210 2700 4225 TS\001 Index: doc/theses/thierry_delisle_PhD/thesis/fig/cache-noshare.fig =================================================================== --- doc/theses/thierry_delisle_PhD/thesis/fig/cache-noshare.fig (revision 2a859b5dbd539670c43bfab6bf1c7c7ca217c89e) +++ doc/theses/thierry_delisle_PhD/thesis/fig/cache-noshare.fig (revision be99234f40661b05bf4492d823219882091d3a84) @@ -8,92 +8,92 @@ -2 1200 2 -1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 2550 2550 456 456 2550 2550 2100 2475 -1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 3750 2550 456 456 3750 2550 3300 2475 -1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 4950 2550 456 456 4950 2550 4500 2475 -1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 6150 2550 456 456 6150 2550 5700 2475 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 1650 1650 456 456 1650 1650 1200 1575 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 2850 1650 456 456 2850 1650 2400 1575 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 4050 1650 456 456 4050 1650 3600 1575 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 5250 1650 456 456 5250 1650 4800 1575 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 2100 3300 3000 3300 3000 3600 2100 3600 2100 3300 + 1200 2400 2100 2400 2100 2700 1200 2700 1200 2400 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 2100 3900 3000 3900 3000 4500 2100 4500 2100 3900 + 1200 3000 2100 3000 2100 3600 1200 3600 1200 3000 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 3300 3300 4200 3300 4200 3600 3300 3600 3300 3300 + 2400 2400 3300 2400 3300 2700 2400 2700 2400 2400 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 3300 3900 4200 3900 4200 4500 3300 4500 3300 3900 + 2400 3000 3300 3000 3300 3600 2400 3600 2400 3000 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 4500 3300 5400 3300 5400 3600 4500 3600 4500 3300 + 3600 2400 4500 2400 4500 2700 3600 2700 3600 2400 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 4500 3900 5400 3900 5400 4500 4500 4500 4500 3900 + 3600 3000 4500 3000 4500 3600 3600 3600 3600 3000 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 5700 3300 6600 3300 6600 3600 5700 3600 5700 3300 + 4800 2400 5700 2400 5700 2700 4800 2700 4800 2400 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 5700 3900 6600 3900 6600 4500 5700 4500 5700 3900 + 4800 3000 5700 3000 5700 3600 4800 3600 4800 3000 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 2100 4800 4200 4800 4200 5700 2100 5700 2100 4800 + 1200 3900 3300 3900 3300 4800 1200 4800 1200 3900 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 4500 4800 6600 4800 6600 5700 4500 5700 4500 4800 + 3600 3900 5700 3900 5700 4800 3600 4800 3600 3900 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 2550 3000 2550 3300 + 1650 2100 1650 2400 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 6150 3000 6150 3300 + 5250 2100 5250 2400 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 6150 3600 6150 3900 + 5250 2700 5250 3000 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 3750 3000 3750 3300 + 2850 2100 2850 2400 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 4950 3000 4950 3300 + 4050 2100 4050 2400 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 4950 3600 4950 3900 + 4050 2700 4050 3000 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 3750 3600 3750 3900 + 1650 2700 1650 3000 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 2550 3600 2550 3900 + 1650 3600 1650 3900 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 2550 4500 2550 4800 + 2850 3600 2850 3900 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 3750 4500 3750 4800 + 4050 3600 4050 3900 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 4950 4500 4950 4800 + 5250 3600 5250 3900 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 6150 4500 6150 4800 + 3300 4350 3600 4350 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 4200 5250 4500 5250 -4 0 0 50 -1 0 11 0.0000 2 135 360 4725 2625 CPU2\001 -4 0 0 50 -1 0 11 0.0000 2 135 360 2325 2625 CPU0\001 -4 0 0 50 -1 0 11 0.0000 2 135 360 5925 2625 CPU3\001 -4 0 0 50 -1 0 11 0.0000 2 135 360 3525 2625 CPU1\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 2475 3525 L1\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 4875 3525 L1\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 6075 3525 L1\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 2400 4275 L2\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 4875 4275 L2\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 3675 4275 L2\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 6075 4275 L2\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 3675 3525 L1\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 3000 5250 L3\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 5475 5250 L3\001 + 2850 2700 2850 3000 +4 1 0 50 -1 0 12 0.0000 2 165 945 1650 1725 CORE$_0$\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 2250 4425 L3\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 4650 4425 L3\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 5250 3375 L2\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 4050 3375 L2\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 2850 3375 L2\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 1650 3375 L2\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 1650 2625 L1\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 2850 2625 L1\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 4050 2625 L1\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 5250 2625 L1\001 +4 1 0 50 -1 0 12 0.0000 2 165 945 2850 1725 CORE$_1$\001 +4 1 0 50 -1 0 12 0.0000 2 165 945 4050 1725 CORE$_2$\001 +4 1 0 50 -1 0 12 0.0000 2 165 945 5250 1725 CORE$_3$\001 Index: doc/theses/thierry_delisle_PhD/thesis/fig/cache-share.fig =================================================================== --- doc/theses/thierry_delisle_PhD/thesis/fig/cache-share.fig (revision 2a859b5dbd539670c43bfab6bf1c7c7ca217c89e) +++ doc/theses/thierry_delisle_PhD/thesis/fig/cache-share.fig (revision be99234f40661b05bf4492d823219882091d3a84) @@ -8,85 +8,85 @@ -2 1200 2 -1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 2550 2550 456 456 2550 2550 2100 2475 -1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 3750 2550 456 456 3750 2550 3300 2475 -1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 4950 2550 456 456 4950 2550 4500 2475 -1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 6150 2550 456 456 6150 2550 5700 2475 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 1650 1650 456 456 1650 1650 1200 1575 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 4050 1650 456 456 4050 1650 3600 1575 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 5250 1650 456 456 5250 1650 4800 1575 +1 3 0 1 0 7 50 -1 -1 0.000 1 0.0000 2850 1650 456 456 2850 1650 2400 1575 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 2100 3300 3000 3300 3000 3600 2100 3600 2100 3300 + 1200 2400 2100 2400 2100 2700 1200 2700 1200 2400 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 2100 3900 3000 3900 3000 4500 2100 4500 2100 3900 + 1200 3000 2100 3000 2100 3600 1200 3600 1200 3000 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 3300 3300 4200 3300 4200 3600 3300 3600 3300 3300 + 2400 2400 3300 2400 3300 2700 2400 2700 2400 2400 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 3300 3900 4200 3900 4200 4500 3300 4500 3300 3900 + 2400 3000 3300 3000 3300 3600 2400 3600 2400 3000 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 4500 3300 5400 3300 5400 3600 4500 3600 4500 3300 + 3600 2400 4500 2400 4500 2700 3600 2700 3600 2400 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 4500 3900 5400 3900 5400 4500 4500 4500 4500 3900 + 3600 3000 4500 3000 4500 3600 3600 3600 3600 3000 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 5700 3300 6600 3300 6600 3600 5700 3600 5700 3300 + 4800 2400 5700 2400 5700 2700 4800 2700 4800 2400 2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 5700 3900 6600 3900 6600 4500 5700 4500 5700 3900 -2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 - 2100 4800 6600 4800 6600 5775 2100 5775 2100 4800 + 4800 3000 5700 3000 5700 3600 4800 3600 4800 3000 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 2550 3000 2550 3300 + 1650 2100 1650 2400 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 3750 3000 3750 3300 + 2850 2100 2850 2400 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 4950 3000 4950 3300 + 4050 2100 4050 2400 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 6150 3000 6150 3300 + 5250 2100 5250 2400 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 6150 3600 6150 3900 + 5250 2700 5250 3000 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 4950 3600 4950 3900 + 4050 2700 4050 3000 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 3750 3600 3750 3900 + 2850 2700 2850 3000 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 2550 3600 2550 3900 + 1650 2700 1650 3000 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 2550 4500 2550 4800 + 1650 3600 1650 3900 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 3750 4500 3750 4800 + 2850 3600 2850 3900 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 4950 4500 4950 4800 + 4050 3600 4050 3900 2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 1 2 1 1 1.00 60.00 45.00 1 1 1.00 60.00 45.00 - 6150 4500 6150 4800 -4 0 0 50 -1 0 11 0.0000 2 135 360 4725 2625 CPU2\001 -4 0 0 50 -1 0 11 0.0000 2 135 360 2325 2625 CPU0\001 -4 0 0 50 -1 0 11 0.0000 2 135 360 5925 2625 CPU3\001 -4 0 0 50 -1 0 11 0.0000 2 135 360 3525 2625 CPU1\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 2475 3525 L1\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 4875 3525 L1\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 6075 3525 L1\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 2400 4275 L2\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 4875 4275 L2\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 3675 4275 L2\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 6075 4275 L2\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 3675 3525 L1\001 -4 0 0 50 -1 0 11 0.0000 2 135 180 4275 5325 L3\001 + 5250 3600 5250 3900 +2 2 0 1 0 7 50 -1 -1 0.000 0 0 -1 0 0 5 + 1200 3900 5700 3900 5700 4800 1200 4800 1200 3900 +4 1 0 50 -1 0 12 0.0000 2 135 225 3450 4425 L3\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 1650 3375 L2\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 2850 3375 L2\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 4050 3375 L2\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 5250 3375 L2\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 5250 2625 L1\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 4050 2625 L1\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 2850 2625 L1\001 +4 1 0 50 -1 0 12 0.0000 2 135 225 1650 2625 L1\001 +4 1 0 50 -1 0 12 0.0000 2 165 945 1650 1725 CORE$_0$\001 +4 1 0 50 -1 0 12 0.0000 2 165 945 2850 1725 CORE$_1$\001 +4 1 0 50 -1 0 12 0.0000 2 165 945 4050 1725 CORE$_2$\001 +4 1 0 50 -1 0 12 0.0000 2 165 945 5250 1725 CORE$_3$\001