Ignore:
Timestamp:
Nov 30, 2022, 7:18:38 PM (17 months ago)
Author:
Thierry Delisle <tdelisle@…>
Branches:
ADT, ast-experimental, master
Children:
dd46fd3
Parents:
5a4b403
Message:

Changed fairness tests to use sched_yield in case exhausting the time slice is what causing test failures

File:
1 edited

Legend:

Unmodified
Added
Removed
  • tests/concurrent/readyQ/leader_spin.cfa

    r5a4b403 rbe1d00c  
    5050        for(i; nthreads) {
    5151                while( threads[i]->idx != lead_idx ) {
    52                         Pause();
     52                        sched_yield();
    5353                }
    5454        }
Note: See TracChangeset for help on using the changeset viewer.